

Topstar Digital technologies Co.,LTD

Board name: MotherBoard Schematic

Project name: M42

Version: VerA

Initial Date: Sep.22, 2007

02. System block & Index

03. PWR Block & Description

04. Notes & Annotations

05. Schematic Modify and History

54. CLOCK Distribution

55. Power Distribution

56. Power on & off Sequence

57. ACPI Mode Switch Timings

58. Power On Sequence & Reset Map

Topstar Confidential

Hardware drawing by:

Hardware check by:

EMI Check by:

Power drawing by:

Power check by:

Manager Sign by:



TOPSTAR TECHNOLOGY

Lucifer Jiang

Page Name

Title

Size
B

Project Name

M42G


Rev
A

Date: Tuesday, March 11, 2008

Sheet 1 of 50




PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR


M42G SYSTEM BLOCK Ver:A



M42 POWER BLOCK Ver:A

注意：
虚线表示电源电压信号。



		TOPSTAR TECHNOLOGY	
		Lucifer Jiang	
Page Name		PWR Block & description	
Size A3	Project Name M42G		Rev B
Date: Tuesday, March 11, 2008		Sheet 3 of 50	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			

Voltage Rails

+VDC	Primary DC system power supply(9V-19V)
+VCC_CORE	Core voltage for processor
+V1.5S	1.5V for CPU PLL
+V1.05S	1.05V for FSB VTT
+V0.9S	0.9V DDR2 Termination voltage
+V1.8	1.8V power rail for DDR2
+V3.3AL	3.3V always on power rail
+V3.3S	3.3V main power rail
+V5AL	5V for USB Device
+V5S	5V main power rail
+VGA_CORE	1.15V for GPU NB8M core voltage
+V1.5AL	1.5AL for HDMI
+V1.8DDR	1.8V for DDR

Board stack up description

PCB Layers	Trace Impedence:55ohm +/-15%(Default)
TOP	
GND	
IN1	
IN2	
VCC	
IN3	
GND	
Bottom	

USB Table

USB Port#	Function Description
0	Express Card
1	RESERVED
2	USB Port (on Main Board)
3	Mini PCIE Card(WLAN & ROBSON)
4	Mini PCIE Card(WLAN & ROBSON)
5	Bluetooth
6	USB Port (on I/O Board)
7	USB CAMERA (On VGA Board)
8	CARD Reader
9	USB Port (on I/O Board)

I2C SMB Address

Device	Address	Hex	Bus	Master
Clock Generator	1101 001x	D2	SMB_ICH_S	ICH9M
SO-DIMM0	1010 000x	A0	SMB_ICH_S	ICH9M
SO-DIMM1	1010 010x	A4	SMB_ICH_S	ICH9M
NEW CARD	Variable	Variable	SMB_ICH_S	ICH9M
PCIE Mini CARD	Variable	Variable	SMB_ICH_S	ICH9M
Smart Battery	0001 011x	16	I2C	W83L951ADG
CPU Thermal Sensor(ASC7525)	1001 100x	98	I2C	W83L951ADG

Power States/AC mode

Signal	SLP_S3#	SLP_S4#	SLP_S5#	+V*AL	+V*	+V*S	Clock
S0 (Full On)	HIGH	HIGH	HIGH	ON	ON	ON	ON
S3 (STM)	LOW	HIGH	HIGH	ON	ON	OFF	OFF
S4 (STD)	LOW	LOW	HIGH	ON	OFF	OFF	OFF
S5 (SoftOff)	LOW	LOW	LOW	ON	OFF	OFF	OFF

Wake up Events

LID switch from EC
Power switch from EC

ns: Component marked "ns" is not stuff


This is a lead free project,all component must be LF


Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
NOTE			
Size A3	Project Name	M42G	Rev B
Date:	Tuesday, March 11, 2008	Sheet 4 of 50	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			









Schematic modify Item and history:


Cost Down list

2007-10-26 Ver A initial release
2007-12-28 Ver B release
1 P6 CLK C112 ns change to 18pf stuff for EMC issue
2 P7 Host clk CLK_CPU_BCLK (#) add far end diff termination as DG and intel FAE advised
3 P7 Thermal sensor7525 change to 75393
4 P8 BRACKET1 Mylarchange to bi-side sticky malyer
5 P9 CPU bracket holesupport hold change to esd protection type
6 P22 IFPCD_IOVDD_FBIFFCD_IOVDD_FB add circuit for voltage leakage issue
7 P23 CameraAdd camera_on control circuit
8 P24 CRTCS C9 C10 ns change to 22p stuff for vga emc issue
9 P25 HDMI EMCAdd common choke for HDMI emc issue
10 P27 spi bootR497 ns to stuff for boot from spi
11 P28 V1.5ALdelete for cost down
12 P32 EP_MYLAR1change as S42
13 P36 MIC1_JDMIC1_JD connect to sense B , reserved route to sense A
14 P36 Audio Jack esdD40 D41 D42 D43 change from bat54s to ESDPAD
15 P39 KBCADG change to DG
16 P39 CrystalDelete 32.768 crystal for no using
17 P39 KBC flashpull down reset# and test# for flash KBC
18 P39 "MCH_TSATN# EC_BKLT_PWM"swap these two pins for association with other cases



		TOPSTAR TECHNOLOGY Lucifer Jiang	
Page Name		Sch Modify and history	
Size Custom	Project Name M42G		Rev B
Date: Tuesday, March 11, 2008	Sheet 5	of 50	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			















+VCC_PEG (14)
+V3.3S (6,7,12,14,15,16,19,20,21,22,23,24,25,27,28,29,30,31,32,33,34,39,41,42,43)






LVDS
PCI-EXPRESS GRAPHICS
LVDS

















Layout note:Place one cap close to every 2 pullup resistors terminated to +V0.9S




TOPSTAR TECHNOLOGY	
Lucifer Jiang	
Page Name DDR2 Decoupling	
Size B	Project Name M42G Rev A
Date: Tuesday, March 11, 2008 Sheet 18 of 50	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	




PANEL INTERFACE




Add AND Gate
BY bent 080218



+VDC (28,34,35,37,38,39,42,43,45)
+V5AL (24,26,30,33,37,38,40,41,43)
+V3.3AL (12,22,23,24,27,28,29,30,32,33,34,35,36,37,38,39,40,41,42,43)
+V3.3S (6,7,10,12,14,15,16,20,21,22,23,24,25,27,28,29,30,31,32,33,34,39,41,42,43)





Using BC to enable camera Power
By Johan 071224




TOPSTAR TECHNOLOGY		Lucifer Jiang	
Page Name		LVDS&Inverter CONN	
Size	Project Name	M42G	Rev
C			A
Date: Tuesday, March 11, 2008		Sheet 19 of 50	
PROPERTY NOTE: This document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			

R = C
G = Y
B = NOT USED/BS
WHEN NOT USE, 75 OHM TO GND

Place close to VGA_CONN1



Video Board CONN




{35}






{21,23,24,25,26,31,32,33,34,39,42,43}

{6,7,10,12,14,15,16,19,21,22,23,24,25,27,28,29,30,31,32,33,34,39,41,42,43}

topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size B		VGA & SVIDEO & DCIN	
Project Name		M42G	
Date: Tuesday, March 11, 2008		Sheet 20 of 50	
Rev A		PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	



intel demo 499 and chro demo 1.2k by honey 1029



Note: The new **RTCRST#** signal is used to reset the RTC registers used for the Intel Management Engine when the on-board battery is changed. The external capacitor and the external resistor between **RTCRST#** and **VccRTC** were selected to create an RC time delay, such that **RTCRST#** will go high some time after the battery voltage is valid. The RC time delay should be in the range of 18 ns to 25 ns. There must not be a jumper for **RTCRST#** pin. The **RTCRST#** does not impact the implementation of CMOS clearing.

Voltage Swing on **RTCX1** pin should not exceed 1.0V.

CMOS Settings J1
Clear CMOS Short
Keep CMOS Open

If LAN interface is not used, this signal can be left as No Connect.


Checklist: the series termination RES of **FERR#**/ **IERR#**/ **THERMTRIP** are 56/56/55ohm.






R177 NEEDS BE PLACE WITHIN 2" OF **ICH9**. **R173** NEEDS BE PLACED WITHIN 2" OF **R177** WITHOUT STUB

No stuff for SATA function

Same distance to the ICH
Close the ICH as possible


加两个缝合电容






+VSS
+V3.3S


(20,21,23,24,26,31,32,33,34,39,42,43)
(6,7,10,12,14,15,16,19,20,21,22,23,24,27,28,29,30,31,32,33,34,39,41,42,43)





Layout Note: the rail between the RES should be routed 30mil at both side




reserved V5S for CR
By Johan 071228



Add 0 ohm for CR
By Johan 071228




Layout: COLAY J11 and J12





(23,34,41) PM_SLP_S3# >> PM_SLP_S3#
(23,34,43) PM_SLP_S4# >> PM_SLP_S4#

EC收到newcard present信号延迟5ms发reset信号




+V3.3SL300mA MAX R255 R0805 0 EXP_3.3V
+V3.3AL 275mA MAX R244 R0805 0 EXP_AUX_3.3V
+V1.5S 650mA MAX R240 R0805 0 EXP_1.5V

Note: Both the Power rail between the Resistor must be equal in width







Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size A3		EXPRESS CARD	
Project Name		M42G	Rev A
Date:		Tuesday, March 11, 2008	Sheet 27 of 50
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			




+VDC	(19,28,34,35,37,38,39,42,43,45)
+V5AL	(19,24,26,33,37,38,40,41,43)
+V3.3AL	(12,19,22,23,24,27,28,29,32,33,34,35,36,37,38,39,40,41,42,43)
+V3.3S	(6,7,10,12,14,15,16,19,20,21,22,23,24,25,27,28,29,31,32,33,34,39,41,42,43)
Isense_SYSP	(35,44)

PWR_LED/USB/Lan Connector












FAN Controller Circuit




MDC (Software MODEM)




For FAN&Heatsink use



		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Project Name		MDCABT/FANOTP	
Size C	Project Name M42G	Sheet 32	of 50
Date: Tuesday, March 11, 2008		Rev A	



PROPERTY NOTE: This document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than for that for which it was obtained without the expressed written consent of TOPSTAR

Singal USB PORT




Delete for si issue (bat54s)
By Johan 071224

Touchpad Conn



Place close TP conn for EMI 0118

Quick button Conn



Topstar®

TOPSTAR TECHNOLOGY

Lucifer Jiang

Page Name USB2.0&LED CONN&Qkey CONN

Size A4


Project Name


M42G






Rev A

Date: Tuesday, March 11, 2008 Sheet 33 of 50

PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR








TOPSTAR TECHNOLOGY	
Lucifer Jiang	
Page Name	BATTERY IN
Size A3	Project Name M42G
Date: Tuesday, March 11, 2008	Sheet 36 of 50
Rev A	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	

+	+V1.05S	(6,7,8,9,12,13,14,22,24,32,41,42,43,45)
+	+VDC	(19,28,34,35,37,38,42,43,45)
+	+V5S	(20,21,23,24,25,26,31,32,33,34,42,43)
+	+V3.3S	(6,7,10,12,14,15,16,19,20,21,22,23,24,25,27,28,29,30,31,32,33,34,41,42,43)
+	+V1.5S	(8,14,22,24,27,28,29,31,41,43)
+	+V3.3AL	(12,19,22,23,24,27,28,29,30,32,33,34,35,36,37,38,40,41,42,43)




Over current protect 18.4A 1108 Steven

Over current protect 5.3A 1108 Steven

Topstar		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size A3		Project Name M42G	
Date: Tuesday, March 11, 2008		Sheet 39 of 50	
Rev A		PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR	

Delete +PEX_VDD




+V1.5AL
+V5AL
+V3.3AL


{24}
{19,24,26,30,33,37,38,41,43}
{12,19,22,23,24,27,28,29,30,32,33,34,35,36,37,38,39,41,42,43}

Delete IO_PWRGD

Delete +V1.8GDDR



Power Good Logic CIRCUIT




Delete IO_PWRGD 1108 Steven


+V3.3S {6,7,10,12,14,15,16,19,20,21,22,23,24,25,27,28,29,30,31,32,33,34,39,42,43}
+V5AL {19,24,26,30,33,37,38,40,43}
+V3.3AL {12,19,22,23,24,27,28,29,30,32,33,34,35,36,37,38,39,40,42,43}
+V1.05S {6,7,8,9,12,13,14,22,24,32,39,42,43,45}
+V1.5S {8,14,22,24,27,28,29,31,39,43}
+VCC_CORE {8,42}
+V1.8 {12,13,14,15,16,38,43}
AD+ {20,35}

Delete NVVDD_PWROK


OVP CIRCUIT




Delete +VGA_CORE









IMVP_VI Test Debug




Topstar®		TOPSTAR TECHNOLOGY	
Page Name		Lucifer Jiang	
Size		+VCC_CORE	
A3	Project Name	M42G	Rev A
Date: Tuesday, March 11, 2008		Sheet 42 of 50	
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			







C0 to C3 to C0 Timings




C0 to C4 to C0 Timings



C0 to C2 to C0 Timings




S0 to S3 to S0 Timings




topstar		TOPSTAR TECHNOLOGY	
		Lucifer Jiang	
Page Name		ACPI Mode Switch Timings	
Size B	Project Name	M42G	Rev A
Date:	Tuesday, March 11, 2008	Sheet	46 of 50
PROPERTY NOTE: this document contains information confidential and property to TOPSTAR and shall not be reproduced or transferred to other documents or disclosed to others or used for any purpose other than that for which it was obtained without the expressed written consent of TOPSTAR			



CLOCK Distribution:



CY28548_TSSOP-56P

ADAPTER MODE





POWER Distribution

